Programming FPGA in Libero

Microsemi’s Libero SoC v11.7 Software Increases Security, Usability and Efficiency for FPGA Designs, Enabling Faster Time-to-Market

“The release of our Libero SoC v11.7 software offers a significantly improved user experience due to a new and enhanced constraints flow with a new constraints management view, a fully redesigned ...

EDN

Microsemi’s New Libero SoC v11.4 Software Makes Significant FPGA Design Productivity Gains with Runtime Improvements of Up to 35 Percent

Microsemi's new Libero SoC v11.4 release improves design flow runtime by up to 35 percent for its award-winning SmartFusion2 ™ SoC FPGAs and IGLOO2 ™ FPGAs. The new release also offers greater design ...

Business Insider

Microsemi Announces Libero SoC v11.8 Software Providing FPGA Designers Mixed Language Simulation and Best-in-Class Debugging Capabilities

ALISO VIEJO, Calif., April 11, 2017 /PRNewswire/ -- Microsemi Corporation (Nasdaq: MSCC), a leading provider of semiconductor solutions differentiated by power, security, reliability and performance, ...

Design-Reuse

Show inaccessible results

Microsemi’s Libero SoC v11.7 Software Increases Security, Usability and Efficiency for FPGA Designs, Enabling Faster Time-to-Market

Microsemi’s New Libero SoC v11.4 Software Makes Significant FPGA Design Productivity Gains with Runtime Improvements of Up to 35 Percent

Microsemi Announces Libero SoC v11.8 Software Providing FPGA Designers Mixed Language Simulation and Best-in-Class Debugging Capabilities

Actel Delivers Secure, Comprehensive Design Flow for Complex FPGA Development Using ARM7 Family Processor

Microsemi's PolarFire FPGAs Ideal for Portable Design with Latest Release of Libero SoC PolarFire Design Suite

Libero SoC v11.4 Software Improves FPGA Runtime Up To 35%

Actel Refines Libero IDE to Improve Design Flow for Low-Power IGLOO FPGAs and Mixed-Signal Fusion PSCs